Notice of Allowability	Application No.	Applicant(s)	
	10/041,796	CHEUNG ET AL.	
	Examiner	Art Unit	
	Natalia Figueroa	2651	
The MAILING DATE of this communication apperall claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI	ears on the cover sheet with (OR REMAINS) CLOSED in the or other appropriate communi IGHTS. This application is sub	the correspondence address iis application. If not included cation will be mailed in due course. THIS	
1. $\boxtimes$ This communication is responsive to <u>amendement filed Au</u>	gust 11, 2004.		
2. The allowed claim(s) is/are 1-21.			
3. $\boxtimes$ The drawings filed on <u>07 January 2002</u> are accepted by the	e Examiner.		
<ul> <li>4. ☐ Acknowledgment is made of a claim for foreign priority ur</li> <li>a) ☐ All b) ☐ Some* c) ☐ None of the:</li> <li>1. ☐ Certified copies of the priority documents have</li> <li>2. ☐ Certified copies of the priority documents have</li> <li>3. ☐ Copies of the certified copies of the priority documents have</li> <li>International Bureau (PCT Rule 17.2(a)).</li> <li>* Certified copies not received:</li> </ul>	been received. been received in Application I	No	
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		reply complying with the requirements	
5. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give			
<ul> <li>6. CORRECTED DRAWINGS (as "replacement sheets") must (a) including changes required by the Notice of Draftspers  1) hereto or 2) to Paper No./Mail Date</li> <li>(b) including changes required by the attached Examiner's Paper No./Mail Date</li> <li>Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the deposition of the depos</li></ul>	on's Patent Drawing Review ( s Amendment / Comment or in s84(c)) should be written on the the header according to 37 CFR	the Office action of drawings in the front (not the back) of 1.121(d).	
attached Examiner's comment regarding REQUIREMENT	FOR THE DEPOSIT OF BIOL	OGICAL MATERIAL.	
Attachment(s) 1. ☐ Notice of References Cited (PTO-892)	E - Making of later		
<ol> <li>Notice of Neterences Cited (PTO-692)</li> <li>Dotice of Draftperson's Patent Drawing Review (PTO-948)</li> </ol>	6. ☐ Interview Sum	mal Patent Application (PTO-152) mary (PTO-413),	
3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date	8), 7. 🗌 Examiner's Ar	nil Datenendment/Comment	
<ol> <li>Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ol>	8. ⊠ Examiner's St 9. ☐ Other	atement of Reasons for Allowance	

## REASONS FOR ALLOWANCE

## Allowable Subject Matter

- 1. Claims 1 through 21 are allowed.
- 2. The following is an examiner's statement of reasons for allowance:

Regarding claims 1 and 8; the prior art of record, and in particular Jusuf et al (USPN 6,219,195), fails to teach or suggest a system, comprising a gain stage module including a first transistor including a source terminal coupled to ground, a gate terminal, and a drain terminal; a second transistor including a source terminal coupled to the drain terminal of the first transistor, a gate terminal, and a drain terminal coupled to the output of the gain stage module.

Regarding claim 21; the prior art of record, and in particular Jusuf et al (USPN 6,219,195), fails to teach or suggest a system, comprising a gain stage module including a first transistor including a source terminal coupled to ground, a gate terminal, and a drain terminal; a second transistor including a source terminal coupled to the drain terminal of the first transistor, a gate terminal, and a drain terminal coupled to the output of the gain stage module; a third transistor including a source terminal coupled to the drain terminal of the second transistor, a gate terminal coupled to the power source, and a drain terminal coupled to the power source; a fourth transistor including a source terminal coupled to ground, a gate terminal coupled to the drain terminal of the first transistor, and a drain terminal coupled to the gate terminal of the second transistor; a fifth transistor including a source terminal coupled to the power source, a gate terminal, and a drain terminal coupled to the drain terminal of the fourth transistor and the gate terminal of the second transistor; and a capacitor coupled between ground and the drain

Application/Control Number: 10/041,796

Art Unit: 2651

terminal of the fifth transistor, the drain terminal of the fourth transistor, and the gate terminal of the second transistor.

Regarding claim 2, the prior art of record, and in particular Jusuf et al (USPN 6,219,195), fails to teach or suggest a system, comprising one of the cascode FETS includes a dimension ratio (width/length) with a value of at least 4000.

Regarding claim 3, the prior art of record, and in particular Jusuf et al (USPN 6,219,195), fails to teach or suggest a system, comprising a gain stage module including a first transistor including a source terminal coupled to ground, a gate terminal, and a drain terminal; a second transistor including a source terminal coupled to the drain terminal of the first transistor, a gate terminal and a drain terminal coupled to the output of the gain stage module; a third transistor including a source terminal coupled to the drain terminal of the second transistor, a gate terminal coupled to the power source, and a drain terminal coupled to the power source; a fourth transistor including a source terminal coupled to ground, a gate terminal coupled to the drain terminal of the first transistor, and a drain terminal coupled to the gate terminal of the second transistor; a first transistor including a source terminal coupled to the power source, a gate terminal, and a drain terminal coupled to the drain terminal of the fourth transistor and the gate terminal of the second transistor; and a capacitor coupled between ground and the drain terminal of the fifth transistor, the drain terminal of the fourth transistor, and the gate terminal of the second transistor.

3. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue

Application/Control Number: 10/041,796

Art Unit: 2651

fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for

Allowance."

Conclusion

4. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Natalia Figueroa whose telephone number is (703) 305-1260.

The examiner can normally be reached on Monday - Thursday 8:30-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Sinh N. Tran can be reached on (703) 305-4040. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NFM NFM

> ANDREW L. SNIEZEK PRIMARY EXAMINER

andu I Angil

Page 4